

Computer Systems and Networks

ECPE 170 – Jeff Shafer – University of the Pacific

Instruction Set Architecture

Schedule

- **7** Today
 - Closer look at instruction sets
- Friday
 - Quiz 4 (over Chapter 5, i.e. HW #11 and HW #12)
 - Endianness?
 - Infix vs postfix notation?
 - Addressing modes? (direct, indirect, indexed, ...)
 - **尽 RISC vs CISC?**
 - Not on Quiz: 5.22 (assembly code for generic machines)

Problem 5.2 – Endianness

- 32-bit number 0x456789A1 starting at address 0x10
 - How is this saved in memory on a big endian system? On a little endian system?

Address	Big-Endian	Little-Endian
0x10	45	A1
0x11	67	89
0x12	89	67
0x13	A1	45

One byte (8 bits) per location!

Related Problem

Addr	Value
0x10	45
0x11	67
0x12	89
0x13	A1

- If the data starting at address 10 is interpreted on a <u>little-endian</u> system as an IEEE 754 single-precision value, what is the decimal value?
- Read off number in correct order (0xA1896745) and convert to binary:
 - **7** 1010 0001 1000 1001 0110 0111 0100 0101
- Interpret:
 - **♂** Sign: 1 (negative)
 - \Rightarrow Exp: 01000011 (67 -127 = -60)
 - Significand: **1.**00010010110011101000101
- Result: -1.00010010110011101000101 x 2⁻⁶⁰

Problem 5.9(c) – Infix to Postfix

- Convert from infix to postfix (RPN) notation: $5 \times (4 + 3) \times 2 6$
- $5 \times (43 +) \times 2 6$
- 7 (5 4 3 + ×) × 2 6
- $7 543 + \times 2 \times -6$
- $7 543 + \times 2 \times 6 -$

Problem 5.11(c) — Postfix to Infix

Convert from postfix to infix notation:

$$357 + 21 - \times 1 + +$$

Use a stack!

50-Word Problem from HW #11

Describe the key design traits that classify a computer processor as either "CISC" or "RISC" design and state which part of the CPU performance equation each design attempts to optimize



- Addressing modes specify where an operand is located
- Choices?
 - Constant?
 - Register?
 - Memory location?
- The actual location of an operand is called its effective address
- Certain addressing modes allow us to determine the address of an operand dynamically

- Immediate addressing
 - **7** The data is part of the instruction
 - **₹** Example: ADD 1 (where 1 is data, not an address)
- Direct addressing
 - The address of the data is given in the instruction
 - **₹** Example: ADD ONE (where "ONE" is a label)
- Register addressing
 - The number / name of the register that holds the data is given in the instruction
 - Example: ADD R1

- Indirect addressing
 - The address of the address of the data is given in the instruction
 - Example: ADDI POINTER
- Register indirect addressing
 - A register stores the address of the address of the data
 - Example: ADDI R1

- Indexed addressing
 - Instruction names two things: **index register** (might be implicit) and an address
 - Index Register holds an offset number (the "index number")
 - Address is a base address
 - Effective address of data = base + offset
 - **Example:** ADD 4(R1)
- Based addressing
 - Same idea, but fields are reversed!
 - Instruction names two things: base register and a displacement address
 - Base register holds the base address
 - Displacement address is the offset ("index")
 - **7** Effective address of data = base + offset

- Stack addressing
 - Operand is assumed to be on top of the stack
- (Even more) variations to these addressing modes!
 - Indirect indexed
 - Self-relative
 - Auto increment / auto decrement
 - **₹** Too much detail for ECPE 170...

Let's look at an example of the principal addressing modes

Addressing Modes Example

- For the instruction shown, what value is loaded into the accumulator for each addressing mode?
 - Assume R1 is implied for Indexed mode...

Mer	nory
800	900
900	1000
1000	500
1100	600
1600	700

LOAD 800

R1 800

Mode	Value Loaded into AC
Immediate	
Direct	
Indirect	
Indexed	

Addressing Modes Example

- For the instruction shown, what value is loaded into the accumulator for each addressing mode?
 - Assume R1 is implied for Indexed mode...

Men	nory
800	900
900	1000
1000	500
1100	600
1600	700

R1 800

LOAD 800

Mode	Value Loaded into AC		
Immediate	800		
Direct	900		
Indirect	1000		
Indexed	700		

Addressing Modes Exercise

Exercise: For the instruction shown, what value is loaded into the accumulator for each addressing mode?

mode
nory
900
1000
500
600
700

LOAD 900

Mode	Value Loaded into AC
Immediate	
Direct	
Indirect	
Indexed	

Instruction Pipelining



Instruction Cycle

- How does the processor execute a program?
- Instruction Cycle
 - 1. Fetch instruction from main memory (0011 0110 0011)
 - 2. Decode instruction (Aha! It's ADD!)
 - 3. Execute instruction (Configure arithmetic unit to ADD, retrieve data)
 - 4. Store results in register
- How do I do this <u>quickly</u> / <u>efficiently</u>?


Instruction Cycle

- A laundry analogy...
 - Laundry cycle instead of instruction cycle
- Doing laundry in your residence hall
 - → Washing machine 35 minutes
 - → Dryer 60 minutes
 - **₹** Folding / Hanging − 8 minutes
- How do you do one load of laundry the fastest?



Instruction Cycle for Laundry

- How do you do two loads of laundry the fastest?
 - Back to back?
 - 206 minutes total
 - Leaves machines idle at different times
 - Concurrently?



Total: 163 minutes

Pipelining

- This is pipelining
 - Performing work in parallel instead of sequentially
 - Goal: Keep all hardware busy
 - Provides for instruction level parallelism (ILP)
 - Executing more than one instruction at a time

Without Pipelining:

Instr. #		Stage						
1	Fetc h	Dec	Exec	Store	First in	structior	finishes	i
2		befo	re secon	d starts	Fetc h	Dec	Exec	Store
3								
Cycle	1	2	3	4	5	6	7	8

With Pipelining:

Instr. #	Pipeline Stage						
1	Fetch	Dec	Exec	Store			
2		Fetch	Dec	Exec	Store		
3			Fetch	Dec	Exec	Store	
Cycle	1	2	3	4	5	6	

Deeper Pipelining

- We can do better than this
- (Original) Laundry Room Specifications:
 - Washing machine 35 minutes
 - → Dryer 60 minutes
 - **₹** Folding / Hanging − 8 minutes
- What is the bottleneck in our simple pipeline?
 - Drying takes much longer than the other stages
 - This slows down the entire laundry process

Pipelining / Laundry Revisited




Total: 163 minutes

- How can we fix it? Get two dryers
 - → Operate them in parallel, or ...
 - Operate them in series for half the time
 - Each has a specialized task
 - → First dryer set to hot (initial drying)
 - Second dryer set to <u>cool</u> (final drying / prevent shrinking)

Pipelining / Laundry Revisited





Total: 138 minutes

- How can we fix it? Get two dryers
 - Operate them in parallel, or ...
 - Operate them in series for half the time
 - **₹** Each has a specialized task
 - First dryer set to hot (initial drying)
 - Second dryer set to <u>cool</u> (final drying / prevent shrinking)

Pipelining / Laundry Revisited

- Better performance
 - **7** 206 minutes → 163 minutes → 138 minutes
 - But now we're limited by the washer speed
- → How do we fix this?
 - Buy more machines, each doing smaller parts of the task
- Could I benefit from 10 machines? 100? 1000?
 - Not shown in timeline: Time required to advance laundry from one stage to the next
 - 7 The time spent moving laundry between machines could exceed the time spend in the machines ☺
 - **7** System becomes increasingly complex to design \odot

- What is the <u>theoretical</u> speedup offered by a pipeline?
- Let t_p be the time per stage. Each instruction represents a task, T, in the pipeline.
- The first task (instruction) requires $k \times t_p$ time to complete in a k-stage pipeline. The remaining (n 1) tasks emerge from the pipeline one per cycle. So the total time to complete the remaining tasks is (n 1) t_p .
- 7 Thus, to complete n tasks using a k-stage pipeline requires:

7
$$(k \times t_p) + (n - 1)t_p = (k + n - 1)t_p$$

If we take the time required to complete n tasks without a pipeline (n*t_n) and divide it by the time it takes to complete n tasks using a pipeline, we find:

Speedup
$$S = \frac{nt_n}{(k+n-1)t_p}$$

If we take the limit as n approaches infinity, (k + n - 1) approaches n, which results in a theoretical speedup of:

$$t_n = k * t_p$$
 Speedup $S = \frac{k t_p}{t_p} = k$

- **T** Example:
 - Non-pipelined CPU has a clock period $t_n = 100ps$
 - CPU is redesigned to be pipelined
 - **★** k=5 stages
 - \nearrow clock period $t_p = 20ps$
- \blacksquare The theoretical speed-up is 100ps/20ps = 5.
- If we execute n=1,000 sequential tasks (instructions),
 the actual speed-up is

$$S = \frac{nt_n}{(k+n-1)t_p} = \frac{1000 \times 100 \, ps}{(5+1000-1) \times 20 \, ps} = \frac{100,000 \, ps}{20,080 \, ps} = 4.98$$

Exercise

- Suppose we have a non-pipelined CPU with a clock period t_n of 150ps
- We redesign the CPU to be a 6 stage pipeline with a clock period t_p of 30ps.
- What is theoretical speed-up?
- If we execute n=500 sequential tasks (instructions), what is the actual speed-up?

- The theoretical speed-up is 150ps/30ps = 5.
- If we execute n=500 sequential tasks (instructions), the actual speed-up is

$$\frac{500 \times 150 ps}{(6+500-1)\times 30 ps} = \frac{75,000 ps}{15,150 ps} = 4.950495...$$

- **Real life is not as perfect as these examples would indicate!**
- We made a huge assumption here: $t_n = k * t_p$
- If this is true, then the pipeline is perfectly balanced
 - The hardware in every stage takes the exact same amount of time to operate
- Most pipelines are not balanced
 - **尽** Some stage takes longer to operate than others
 - Example: getting data from memory is slower than decoding the opcode
 - When the pipeline is not balanced, t_p is determined by the **slowest** stage
 - If $t_n < k * t_p$, the speedup of a k-stage pipeline cannot be k

- Real life is even worse there are more problems than simply having some stages be slower than others!
- The architecture may not support fetching instructions and data in parallel
 - Need separate memories
 - → More hardware = more \$\$

- We might not always be able to keep the pipeline full of instructions
 - Hazards cause pipeline conflicts and stalls
- Example hazards
 - Data hazards (dependencies)
 - Structural hazards (resource conflicts)
 - Control hazards (conditional branching)
- Your 50-word problem for HW #13 (due after spring break) asks you to explain these hazards
 - **70**-word limit for this one!

- Hazards can cause pipeline to stall or flush
 - **♂ Stall** pipeline is delayed for a cycle
 - Flush all instructions in pipeline are deleted
- Clever hardware or clever assembly programmers (or *optimizing* compilers) can reduce the effects of these hazards
 - **₹** But not fully eliminate them...