



Computer Systems and Networks

ECPE 170 – Jeff Shafer – University of the Pacific

Design of a Simple Computer

Schedule

➤ Today

- Simple computer organization (continued)
- Exam review

➤ Wednesday 8th - Exam 1

- Exam covers all of Chapters 2 and 3
- Study: Homework, Quizzes, review slides

➤ Friday 10th

- Introduce new machine architecture – MARIE – and assembly programming language

Clocks

➤ **Clock speed does not (*directly*) equal CPU performance!**

➤ CPU time required to run a program:

$$\text{CPU Time} = \frac{\text{seconds}}{\text{program}} = \frac{\text{instructions}}{\text{program}} * \frac{\text{avg. cycles}}{\text{instruction}} * \frac{\text{seconds}}{\text{cycle}}$$

➤ How can we decrease CPU time? Many ways!

➤ Reduce the number of instructions in a program

➤ Reduce the number of cycles per instruction

➤ Reduce the number of nanoseconds per clock cycle

The Input/Output Subsystem

- A computer communicates with the outside world through its input/output (I/O) subsystem
- Two different ways I/O devices can function
 - **Memory-mapped:** the I/O device behaves like main memory from the CPU's point of view.
 - **Instruction-based:** the CPU has a specialized I/O instruction set
- Modern devices are typically memory-mapped
 - But CPUs still have legacy I/O instructions...

Interrupts

- High priority events (requiring immediate handling) can alter normal program flow
 - I/O requests
 - Arithmetic errors (division by 0)
 - Invalid instructions
- CPU is notified of the high-priority event via an **interrupt**
 - Nonmaskable interrupts are high-priority interrupts that cannot be ignored
- Each interrupt is associated with a procedure (subroutine) that tells the CPU what to do
 - Copy data from the NIC?
 - Give the video card a new frame to display?

Memory Organization



Memory Organization

- Imagine computer memory as a linear array of addressable storage cells (i.e. an array of registers)
- **Addressability**
 - What is the smallest amount of memory I can access?
 - Byte-address or word-addressable
 - A word might be 2, 4, or 8 bytes...
- Memory is constructed from RAM chips
 - Each chip referred to in terms of length \times width
 - Example: if the memory word size of the machine is 16 bits, then a $4\text{M} \times 16$ RAM chip gives us 4×2^{20} memory locations, each of which is 16 bits wide

Memory Organization

- How does the computer access a memory location corresponds to a particular address?
- We observe that 4M can be expressed as $2^2 \times 2^{20} = 2^{22}$ words
- The memory locations for this memory are numbered 0 through $2^{22}-1$.
- Thus, the memory bus of this system requires *at least* 22 address lines
 - Address lines “count” from 0 to $2^{22} - 1$ in binary

Memory Organization

- How does the number of addresses relate to the memory width?
 - If memory is **word-addressable**, then the number of locations directly gives the number of address lines
 - If memory is **byte-addressable**, we need **extra address lines** to specify which byte within each word


Memory Organization

- Typically multiple RAM chips are used
 - Access is more efficient when memory is organized into banks of chips with the addresses **interleaved** across the chips


- Low-order interleaving
 - Low order bits of the address specify which memory bank contains the address of interest

- High-order interleaving
 - High order address bits specify the memory bank

Memory Interleaving




Low-Order Interleaving



High-Order Interleaving


Memory Organization

- Example: Computer memory composed of 16 chips, each of size 2K x 8
- Total memory locations?
 - $32K = 2^5 \times 2^{10} = 2^{15}$
 - 15 bits are needed for each address
- Wiring
 - 4 bits will select which chip (out of 16)
 - 11 bits will select a particular byte inside the selected chip



Memory Organization

- In **high-order interleaving** the **high-order 4 bits select** the chip
- In **low-order interleaving** the **low-order 4 bits select** the chip



Example – Memory Organization

- Example: Suppose we build a 8M x 32 word-addressable main memory using 512K x 8 RAM chips.
- **How many RAM chips are necessary?**
 - $8\text{M}/512\text{K} * 32/8 = 16 * 4 = 64$
- **How many RAM chips are there per word?**
 - $32/8 = 4$ chips per word
- **How many address bits are needed per RAM chip?**
 - 512K addresses = $2^{10+9} = 19$ address bits
- **How many banks will there be?**
 - $8\text{M}/512\text{K} = 16$ banks

Example – Memory Organization

- Example: Suppose we build a 8M x 32 word-addressable main memory using 512K x 8 RAM chips.
- **How many address bits are needed for all memory?**
 - Word addressable: 8M addresses = $8 * 2^{20} = 2^{20+3} = 23$ address bits
 - Byte-addressable, 8M addresses * 4 bytes per word = $2^{20+3+2} = 25$ address bits
- **If high-order interleaving is used, where would address 247193_{16} be located?**
 - **Bank 4** ($247193_{16} = 010\ 0100\ 0111\ 0001\ 1001\ 0011_2$)
- **If low-order interleaving is used, where would address 247193_{16} be located?**
 - **Bank 3** ($247193_{16} = 010\ 0100\ 0111\ 0001\ 1001\ 0011_2$)

Exercise – Memory Organization

- Exercise: Build a 1M x 16 word-addressable main memory using 128K x 4 RAM chips.
1. **How many address bits are needed per RAM chip?**
 2. **How many RAM chips are there per word?**
 3. **How many RAM chips are necessary?**
 4. **How many address bits are needed for all memory?**
 5. **How many address bits would be needed if it were byte addressable?**
 6. **How many banks will there be?**
 7. **What bank would contain address 47129_{16} with (a) high-order interleaving or (b) low-order interleaving?**

Solution to Exercise

1. Each RAM chip has 128K locations: $2^7 * 2^{10} = 17 \text{ bits}$
2. Each RAM chip location stores 4 bits, but we need 16:
 1. **4 chips needed per word**
3. Each RAM chip has 128K locations, but we need 1M locations:
 1. $1\text{M}/128\text{K} = 8$ (times 4 chips per word) = **32 RAM chips** (8 rows, 4 columns)
4. Memory is 1M: $2^{20} = 20 \text{ bits for all of memory}$
5. Byte addressable adds 1 more bit here (to select either the lower 8 or upper 8 of the 16 bit long word): **21 bits**
6. **8 banks** of memory, where each bank has 4 chips
7. Address is 20 bits long, bank is upper 3 bits ($2^3=8$):
 $47129(16) = 0100\ 0111\ 0001\ 0010\ 1001\ (2)$
 With high-order interleaving, bank is **#2**
 With low-order interleaving, bank is **#1**