

Computer Systems and Networks

ECPE 170 – Jeff Shafer – University of the Pacific

Processor Architectures

Schedule

- **▼ Exam 3** Tuesday, December 6th
 - Caches
 - Virtual Memory
 - Input / Output
 - Operating Systems
 - Compilers & Assemblers
 - Processor Architecture
 - Review the lecture notes before the exam (not just the homework!)

Homework #15


- Review HW #15
 - Amdahl's Law
 - Disk capacity / access time
 - → Hard drive prefixes are powers of 10, not 2.
 - → SSD bottleneck changing a byte!
 - SSD optimization TRIM

Homework #16

- Review HW #16
 - **尽** Real-time OS (RTOS)
 - Assembly vs High-Level Language
 - Mobile OS




- Database systems contain the most valuable assets of an enterprise
- Build applications on top of databases




- Most databases support *transactions* to assure that the database is always in a consistent state
 - **7** Transaction is a group of related updates bundled together
- Transactions provides the following properties:
 - **Atomicity** <u>All</u> related updates occur <u>or no</u> updates occur
 - Consistency All updates conform to defined data constraints (i.e. data types, min/max legal values, etc...)
 - **Isolation** No transaction can interfere with another transaction
 - Durability Successful updates are written to durable media as soon as possible (i.e. RAM isn't safe if the system crashes or the power fails)
- These are the **ACID** properties of transaction management

Without the ACID properties, race conditions can occur



Record locking mechanisms assure isolated, atomic database updates:



Processor Architectures



Processor Architectures

- Starting Chapter 9
- More details on RISC versus CISC!
- Leaving the safe, familiar world of the von Neumann processor
- What is the von Neumann model?
 - Stored program computer
 - Three systems: CPU, memory, I/O
 - Sequential instruction processing
 - Single data path between CPU and memory von Neumann bottleneck
- More than one processor!
 - Multiprocessor architectures different types

- RISC systems access memory only with explicit load and store instructions
 - Instruction length is fixed
 - Fetch-decode-execute time is constant
- CISC systems access memory with many different types of instructions
 - Instruction length is variable
 - Fetch-decode-execute time is unpredictable

Basic computer performance equation:

$$\texttt{CPU Time} = \frac{\texttt{seconds}}{\texttt{program}} = \frac{\texttt{instructions}}{\texttt{program}} \times \frac{\texttt{avg. cycles}}{\texttt{instruction}} \times \frac{\texttt{seconds}}{\texttt{cycle}}$$


- RISC systems shorten execution time by reducing the clock cycles per instruction
- CISC systems improve performance by reducing the number of instructions per program

- RISC processors have a simpler instruction set
 - Build a hardwired control unit (faster!)
 - Easier to implement pipelining and speculative execution
- CISC processors have a complex/variable instruction set
 - Build a microcode-based control unit to interpret instructions
 - Microcode processing takes time

- Because of their load-store ISAs, RISC architectures require a large number of CPU registers
 - Register allow fast access to data during sequential program execution no need to go to memory!
- Registers can also be used to reduce the overhead of calling subroutines
 - Contrast this to MARIE, where you had to store all your arguments in memory before jumping to a subroutine
- Instead of pulling parameters off of a stack, the subroutine is directed to use a subset of registers

Overlapping Registers – "Windows"

- Divide all the registers into "windows"
 - Your subroutine only sees one window
- The current window pointer (CWP) points to the active register window
 - Shift when calling a subroutine
 - Outputs become inputs
- Global registers shared by all



- It is becoming increasingly difficult to distinguish RISC architectures from CISC architectures.
 - Some RISC systems provide more extravagant instruction sets than some CISC systems
 - Some systems combine both approaches
- Typical differences between the architectures

RISC

- Multiple register sets
- Three operands per instruction
- Parameter passing through register windows
- **♂** Single-cycle instructions
- Hardwired control
- Highly pipelined

CISC

- Single register set
- One or two register operands per instruction
- Parameter passing through memory
- Multiple cycle instructions
- Microprogrammed control
- Less pipelined

RISC

- Simple instructions, few in number
- Fixed length instructions
- Complexity in compiler
- Only LOAD/STORE instructions access memory
- Few addressing modes

CISC

- Many complex instructions
- Variable length instructions
- Complexity in microcode
- Many instructions can access memory
- Many addressing modes

Intel

- **♂** So, are Intel x86-32 or x86-64 chips RISC or CISC?
- Both!
- Instruction set is "CISC-like"
 - Many complex instructions
 - Variable length instructions
 - Many instructions can access memory (not just load/store)
 - Multiple cycle instructions
 - 7 etc...

Intel

- But, what happens internally is completely different
 - Dedicated hardware unit that decodes the "CISC-like" x86 instructions and replaces them with a sequence of "RISC-like" micro-ops
- ✓ Intel has been RISC-like internally since the Pentium Pro era (~1996)

Intel versus ARM

Intel

- "CISC-like" ISA
- Dominant market:
 - Desktop PCs
 - Laptop PCs
 - Server PCs
 - Performance critical?
- Why does Intel dominate these markets?

ARM

- "RISC-like" ISA
- Dominant market:
 - Mobile devices (cell phones, music players, etc...)
 - Power critical?
 - Embedded devices
- Why does ARM dominate these markets?

Intel versus ARM

Intel

- Manufacturing: Every chip made by Intel
- Performance
- Huge amount of "legacy software" for desktops/ servers written for the x86 ISA

ARM

- Manufacturing: None
 - ARM licenses its design to other companies to integrate/build
 - Apple, NVIDIA, IBM, Texas Instruments, Nintendo, Samsung, Freescale, Qualcomm and VIA Technologies, and ... Intel!
- Performance per watt
- Huge amount of "legacy software" for cell phones written for ARM ISA