



Computer Systems and Networks

ECPE 170 – Jeff Shafer – University of the Pacific

Digital Logic

Homework Review – 2.33(d)

- **Convert 26.625 to IEEE 754 single precision floating point:**
- Format requirements for single precision (32 bit total length):
 - 1 sign bit
 - 8 bit exponent (which uses a bias of 127)
 - 23 bit significant (which has an **implied 1. that is not stored in the field**)
- Convert 26.625 to binary: 11010.101×2^0
 - Normalize it in the IEEE way: 1.1010101×2^4
 - Bias exponent: $4 + 127 = 131$ (10000011 in binary)
- Result
 - Sign bit: **0**
 - Exponent (8 bits): **10000011**
 - Mantissa (23 bits): **10101010000000000000000**
(padded out to 23 bits, leading 1 not shown!)
 - Thus, **0 | 10000011 | 10101010000000000000000**

Implementing Boolean Functions

- How do we **physically implement** Boolean functions?

$$F(X, Y, Z) = (X+Y) (X+\bar{Y}) (\bar{X}\bar{Z})$$

- Using digital computer circuits called **gates**
- What is a gate?
 - Electronic device that produces a result based on two or more input values
 - Built out of 1-6 transistors (but we'll treat a gate as a single fundamental unit in this class)
- Integrated circuits contain gates organized to accomplish a specific task

Gates: AND, OR, NOT

AND Gate



X AND Y

X	Y	XY
0	0	0
0	1	0
1	0	0
1	1	1


OR Gate



X OR Y

X	Y	X+Y
0	0	0
0	1	1
1	0	1
1	1	1

NOT Gate



NOT X

X	\bar{X}
0	1
1	0


Look at the NOT gate: The **○** symbol represents “NOT”. You’ll see it on other gates

Gates: XOR

Exclusive OR (XOR)

$X \text{ XOR } Y$

X	Y	$X \oplus Y$
0	0	0
0	1	1
1	0	1
1	1	0



- The output of the XOR operation is **true** only when the values of the **inputs are different**
- Note the special symbol \oplus for the XOR operation.


Gates: NAND, NOR

NAND (AND w/NOT)

➔ AND with NOT afterwards

X NAND Y

X	Y	X NAND Y
0	0	1
0	1	1
1	0	1
1	1	0



Normal form




*DeMorgan's Law
enables these
alternate forms*

NOR (OR w/NOT)

➔ OR with NOT afterwards

X NOR Y


X	Y	X NOR Y
0	0	1
0	1	0
1	0	0
1	1	0



Universal Gates



- **Why bother with NAND and NOR?**
 - Don't they make our life more difficult compared to the obvious AND, OR, NOT?
- NAND and NOR are **universal gates**
 - Easy to manufacture
 - Any Boolean function can be constructed out of only NAND or only NOR gates

Example using only NAND gates:



Multiple Input / Multiple Output


- We can physically build many variations of these basic gates
 - Gates with many inputs? Yes!
 - Gates with many outputs? Yes!
 - Second output might be for the complement of the operation



Combining Gates

- Boolean functions can be implemented by combining many gates together

$$F(X, Y, Z) = X + \bar{Y}Z$$



- **Why did we simplify our Boolean expressions previously?**
 - So we can build simpler circuits with fewer gates!


Combinational Circuits



Combinational Circuits


- Two general classifications of circuits
 - **Combinational** logic circuits
 - **Sequential** logic circuits
- Combinational logic circuits
 - Produce a specified output (almost) at the instant when input values are applied
 - Also known as: “Combinatorial circuits”
- Sequential logic circuits
 - Incorporate delay/“memory” elements
 - Will discuss later

Combinational Circuit



➔ **Construct the truth table for this circuit**

Combinational Circuit



x	y	z	A	B	C	D	F(x,y,z)
0	0	0	1	0	0	0	0
0	0	1	1	0	1	0	1
0	1	0	1	1	0	1	1
0	1	1	1	1	1	1	0
1	0	0	0	0	0	1	1
1	0	1	0	0	0	1	1
1	1	0	0	0	0	1	1
1	1	1	0	0	0	1	1

Combinational Circuit – Half Adder

➤ Half Adder


➤ Finds the sum of two bits

➤ How can I implement the truth table?

➤ Sum = $x \oplus y$ (XOR)

➤ Carry = $x \text{ AND } y$

Inputs		Outputs	
X	Y	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1



Combinational Circuit – Full Adder


- A **full adder** is a half adder plus the ability to process a carry-input bit

Inputs			Outputs	
X	Y	Carry In	Sum	Carry Out
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

New input: 

Combinational Circuit – Full Adder


- **What do we need to add to the half adder (shown below) to make it a full adder?**



Inputs			Outputs	
X	Y	Carry In	Sum	Carry Out
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Combinational Circuit – Full Adder


A Full Adder is really just two Half Adders in **series**



Inputs			Outputs	
X	Y	Carry In	Sum	Carry Out
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Ripple Carry Adder


- Full adders can be connected in series to form a ripple carry adder
 - The carry bit “ripples” from one adder to the next



- **What is the performance of this approach?**
 - Slow due to long propagation paths
 - Modern systems use more efficient adders

Combinational Circuit – Decoder


- Selects one (of many) outputs from a single input



Combinational Circuit – Decoder

➤ Implementation of a 2 input to 4 output decoder

If $x = 0$ and $y = 1$,
which output line
is enabled?




Memory


- Common **decoder** application: **Memory** address decoders
 - n inputs can select any of 2^n locations.
- Example: Suppose we build a memory that stores 2048 bytes using several 64x4 RAM chips
 - How do we determine which RAM chip to use when reading/writing a particular address?

Memory

Build this:



With many of these:




Memory

- To get 2048 total addresses, we need $2048/64 = \mathbf{32 \text{ banks}}$ of RAM chips
- To make each address contains one byte (8 bits) we must access $8/4 = 2$ chips in parallel
 - Therefore, a total of $32*2 = \mathbf{64 \text{ RAM chips}}$
 - Picture an array of RAM chips
 - 32 rows
 - 2 columns
- To determine which of 32 possible banks to read data from, a 5-to-32 decoder is needed ($2^5 = 32$)


Combinational Circuit – Multiplexer

- A **multiplexer** selects a single output from several inputs
- Which input is chosen?
 - Selected by the value on the multiplexer's control lines
- To select from n inputs, $\log_2 n$ control lines are needed.



Combinational Circuit – Multiplexer


➔ Implementation of a 4-to-1 multiplexer



If $S_0 = 1$ and $S_1 = 0$,
which input is
transferred to the
output?

Combinational Circuit – Shifter

- This **shifter** moves the bits of a 4-bit input one position to the left or right
- **If $S = 0$, in which direction do the input bits shift?**
- Left!



Combinational Circuits

- **Does the output of a combinational circuit change instantly when the input changes?**
 - No – takes a tiny (but measurable) length of time
 - Electrical signals in a wire have a finite speed
 - A transistor takes a finite time to change state

Sequential Circuits




Sequential Circuits

- Combinational logic circuits
 - Immediately apply Boolean function to set of inputs
 - This does not work for all problems!

- What if we want a circuit that changes its value based on (a) its **inputs** and (b) its **current state**?
 - These circuits have to “remember” their current state
 - This is a **sequential logic circuit**


Sequential Circuits

- Sequential logic circuits require a means by which events can be sequenced
 - The **clock**!
- What is a clock?
 - Not a “wall clock”
 - Circuit that sends electrical pulses through a system




Sequential Circuits

- State changes occur in sequential circuits only when the clock “ticks”
- Circuits can change state on the:
 - Rising edge, or
 - Falling edge, or
 - When the clock pulse reaches its highest voltage




Sequential Circuits

- **Edge-triggered** circuits
 - Change state on the rising edge or falling edge of the clock pulse
- **Level-triggered** circuits
 - Change state when the clock voltage reaches its highest or lowest level



Sequential Circuits


- **How can we make a circuit that uses its current output in deciding its next output?**
 - Feedback – loop an output back to the input
- Example:
 - If Q is 0 it will always be 0
 - If Q is 1, it will always be 1




Sequential Circuits – SR Flip-flop

- SR Flip-flop employs feedback
 - The “SR” stands for set/reset
 - Basic storage element

Internal design (clock not shown):




Block diagram (with clock):



Sequential Circuits – SR Flip-flop

- What does the truth table of an SR flip-flop look like?
 - $Q(t)$ is the value of the output Q at time t
 - $Q(t+1)$ is the value of Q after the next clock pulse



S	R	$Q(t+1)$
0	0	$Q(t)$ (no change)
0	1	0 (reset to 0)
1	0	1 (set to 1)
1	1	undefined


Sequential Circuits – SR Flip-flop

- The SR flip-flop actually has three inputs: S, R, and its current output, Q
- More complete truth table
 - Two undefined values!
 - SR flip-flop unstable when “set” and “reset” are both active

Present State			Next State
S	R	Q(t)	Q(t+1)
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	undefined
1	1	1	undefined


Sequential Circuits – JK Flip-flop

- **JK flip-flop** removes this risk
 - Ensures that both “set” and “reset” inputs to an SR flip-flop will never both be 1
 - “JK” named after Jack Kilby
 - 2000 Nobel Prize winner for invention of the integrated circuit while at Texas Instruments



Sequential Circuits – JK Flip-flop


- JK flip-flop is really just a wrapper around a basic SR flip-flop
- JK is stable for all inputs
 - J=K=1: Toggle output



J	K	$Q(t+1)$
0	0	$Q(t)$ (no change)
0	1	0 (reset to 0)
1	0	1 (set to 1)
1	1	$\bar{Q}(t)$

Sequential Circuits – D Flip-flop


- D Flip-Flop
 - Another modification of the SR flip-flop
 - $D = \text{Data}$ (*but I remember $D = \text{Delay}$...*)
- Output of the flip-flop remains the same during subsequent clock pulses
 - Output changes only when D changes



D	$Q(t+1)$
0	0
1	1

Sequential Circuits – D Flip-flop

- D flip-flop is the fundamental circuit of computer memory
 - Usually illustrated using the block diagram shown below



D	Q(t+1)
0	0
1	1